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Abstract 
IP Switching is a new routing technology proposed to 
improve the performance of IP routers. In this paper, we 
study the pel-formance modeling and analysis of IP 
switching. Our proposed performance models can be used 
to evaluate the percentage of flows switched and the ratio 
of the switched path delay to the forwarded path delay in 
an IP switch. Based on these models, the impacts of 
different system parameters on the performance are also 
investigated. Our objective is to develop a design tool for 
IP switches. 
ratio of the switched path delay to the forwarded path 
delay in an IP switch using the input-queued ATM switch. 
Based on these models, the impacts of different system 
parameters on the performance are also investigated. 
The remainder of this paper is organized as follows. In 
Section 11, we present our proposed performance models 
and analyze the system performance based on these 
models. In Section 111, we give some numerical results to 
investigate the impacts of different system parameters on 
the performance of an IP switch. In Section IV, we 
summarize this paper. 
11. IP Switching 
I. Introduction 
Due to the explosion of the Internet users as well as 
emerging multimedia applications, IP traffic has been 
increasing exponentially for the last few years and IP 
routers have become the bottleneck of the Internet. To 
keep pace with the growing demands imposed on IP 
networks, many new routing technologies have been 
proposed to improve the performance of IP routers, 
including IP Switching [1][2], Tag Switching [9], CSR 
[IO] and ARIS [ll]. These new technologies share a 
common label-swapping mechanism that combines the 
speed of link-level (layer-2) switching with the flexibility 
of network-level (layer-3) routing, but differ in their ways 
to bind labels (or tags) to flows. With this label-swapping 
mechanism, the performance of IP routers can be greatly 
improved by allowing most datagrams to be switched at 
the link-level without being forwarded at the network- 
level. Among all these technologies, IP Switching has 
received much attention within the IP community. An IP 
switch integrates the flexibility of IP routing with the 
speed of ATM switching and thus provides excellent 
performance. ‘There has already been some research on IP 
Switching, including system architecture design [ 1][2], 
protocol speciifications [3][4][5], simulation study [6], 
laboratory study [ 7 ] ,  flow classification algorithms [6][8], 
etc. Even so, many technical issues remain to be explored. 
In this paper, we study the performance modeling and 
analysis of IP switching. Two performance models are 
proposed to evaluate the performance of an IP switch. The 
basic model can be used to evaluate the percentage of 
flows switched and determine the required VC space in an 
IP switch. The delay model can be used to evaluate the 
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The general architecture of an IP switch is shown in 
Fig. 1. It consists of an ATM switch and the IP switch 
controller. The ATM switch performs ATM switching for 
the flows selected for switching while the IP switch 
controller performs IP forwarding for both the newly 
arrived flows and those flows that are not selected for 
switching. The IP switch controller also performs flow 
classification and uses the Ipsilon Flow Management 
Protocol (IFMP) [3] to send redirect messages to its 
upstream peers. The control protocol used between the 
two components is the General Switch Management 
Protocol (GSMP) [SI that gives the IP switch controller 
full control of the ATM switch. 
II Switch E 
IFMP: Ipsilon Flow Management Protocol 
GSMP: General Switch Management Protocol 
Fig. 1 General Architecture of an IP Switch 
At network setup, an IP switch establishes a default 
ATM virtual circuit (VC) between the local switch and 
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each of its neighbor peers. The default channel is used for 
the forwarding of IP datagrams in the traditional hop-by- 
hop manner. All datagrams are encapsulated into AALS 
frames and segmented into ATM cells before they are sent 
on their way. The first datagrams of a flow are sent and 
received on the default VC. When they arrive at the IP 
switch, these datagrams are submitted to the IP switch 
controller through the ATM switch. The IP switch 
controller routes these datagrams normally as in 
conventional IP routing and forwards them to their 
destination through the ATM switch again. Meanwhile, 
the IP switch controller reassembles these datagrams and 
performs flow classification. The flow classification 
determines whether the flow should be switched directly in 
the ATM hardware or should continue to be forwarded 
hop-by-hop by the IP switch controller. This can be 
achieved by inspecting the values of the header fields and 
making a decision based upon a local policy. Generally, 
long-duration flows with a large number of datagrams 
should be selected for ATM switching while short-duration 
flows with a small number of datagrams should be handled 
by normal hop-by-hop forwarding. If a flow is selected for 
ATM switching, the IP switch controller must establish a 
VC for the flow so that it can be switched directly in the 
ATM hardware. For this purpose, the IP switch controller 
will first select a free label or virtual circuit identifier 
(VCI) from the VC space of the corresponding input port 
and then send an IFMP redirect message to inform the 
upstream node of the association between the flow and the 
label (VCI). If the upstream node accepts the redirect 
message, it will send all further datagrams of the flow on 
the new VC. This flow labeling process runs 
independently and concurrently on each link of the IP 
switch. When the IP switch receives a redirect message 
from its downstream node, all further datagrams of the 
flow can be switched directly from the input port to the 
output port through the ATM switch, and no longer 
processed by the IP switch controller. Flows not selected 
for ATM switching will continue to be forwarded by the IP 
switch controller hop-by-hop. 
111. Performance Models 
While there are many important performance metrics 
for an IP switch, we focus on the percentage of flows 
switched and the ratio of the switched path delay to the 
forwarded path delay in this study. 
3.1 Basic Model 
We first assume that an IP switch has I input ports and 
all the input ports are identical. Since there are a large 
number of sources in an IP network and these sources 
generate flows independently, the flow arrival process to 
the IP switch on input port i can be modeled as a Poisson 
process with rate A, ( i  = 1,2 , . . . , I ) .  The first one or few 
datagrams of a flow will be processed by the IP switch 
controller for flow classification. Since the delay incurred 
by this processing is negligible compared to the flow 
duration and each flow can get served (either forwarded or 
switched), the IP switch may be thought of as equivalent to 
an infinite number of virtual servers for flows arriving an 
input port. The service time of a virtual server for one 
flow is just the duration of the flow. Considering the 
variable duration of different flows, we assume that the 
service time of a virtual server for one flow is 
exponentially distributed with mean l / p i ,  where pi  is the 
mean flow service rate. Therefore, for flows arriving on 
input port i , the IP switch can be modeled as an M / M I -  
system with arrival rate A; and service rate p, . Further, 
the IP switch controller performs flow classification on all 
flows and decides whether or not they should be switched 
in the ATM hardware. When a flow is selected for ATM 
switching, the IP switch controller will request a free VCI 
from the VC space. Each input port maintains a dedicated 
VC space. If there are free VCIs available in the VC 
space, one will be selected to label the flow so that the 
flow can be switched directly in the ATM hardware. 
Otherwise, the flow will be blocked for ATM switching 
and continue to be forwarded hop-by-hop by the IP switch 
controller. Therefore, the request process to the VC space 
of input port i can be modeled as a Poisson process with 
rate ?\.A, , where P\. denotes the probability that a flow is 
selected for ATM switching. The probability p\. depends 
on the local flow classification policy and can generally be 
estimated from empirical data. If we take the VC as a 
virtual server, the service time of a VC for one flow on 
input port i is approximately equal to the duration of the 
flow. Accordingly, we assume that it is also exponentially 
distributed with mean l / p i ,  where pi is the mean flow 
service rate of a VC. Generally, pi is less than pi as the 
mean duration of the flows selected for ATM switching is 
longer than that of all the flows on input port i . Therefore, 
the VC space of input port i can be modeled as an 
M I M / n In loss system with arrival rate PYAi and service 
rate p i ,  where n is the VC space size. 
The queuing model for flows arriving on input port i is 
shown in Fig. 2, which we refer to as the basic model. 
From this model, we can evaluate the average number of 
flows N ,  , the probability that a flow is blocked for ATM 
switching es and the average number of flows switched 
N ,  on input port i , i.e. 
where 
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Therefore, the percentage of flows switched on input port 
i can be calculated as follows 
M I M I -  
i IP Forwarding I ,  
4 i i / (1 -PA )A., y> Classifier , eBpr4 I 
ill : the flow anival rate on input port i 
p, : ~e probability that a flow is selected for ATM switching 
F' : the probability that a flow is blocked for ATM switching 
Fig. 2 Basic Model 
3.2 Delay Model 
The datagrams of a flow may take two different paths in 
an IP switch. The first datagrams of the flow take the 
forwarded path. They arrive at the IP switch through the 
default VC aind then are submitted to the IP switch 
controller for forwarding and classification through the 
ATM switch. After being processed by the IP switch 
controller, they will be switched to an output port through 
the ATh4 switch again. If the flow is selected for ATM 
switching, furrher datagams of the flow will take the 
switched path and will be switched directly from the input 
port to the output port in the ATM hardware. To develop a 
performance model for the evaluation of the delay that a 
datagram takes to go through an IP switch, we assume that 
the IP switch uses the input-queued ATM switch. 
To simplify the analysis, the datagram arrival process of 
each flow is approximated as a Poisson process and the 
total datagram arrival process on one input port may also 
be approximated as a Poisson process as it is a merging of 
a random number of Poisson processes. According to the 
results in Section 3.1, the average number of flows on 
input port i is N j  , in which N V  flows take the forwarded 
path and N, flows take the switched path. If we use y1 to 
denote the mean datagram arrival rate of all the flows on 
input port i and yi to denote the mean datagram arrival 
rate of one single flow, we have yi = N i y i .  In IP 
switching, a datagram is segmented into a number of ATM 
cells for transmission. These ATM cells are sent and 
received consecutively. Each datagram may contain a 
different number of cells. Due to the variable lengths of 
different datagrams, we assume that the service time of the 
ATM switch for one datagram is exponentially distributed 
with mean l / q A ,  where v A  is the mean datagram service 
rate. Therefore, for datagrams arriving on input port i , the 
ATM switch can approximately be modeled as an 
M / M / 1 / S + 1 [ 121 delay system with arrival rate y I  and 
service rate q A ,  where S is the buffer size of the input 
port in terms of the number of datagrams and is generally 
determined by the desired datagram blocking probability 
at the input port. In reality, however, a datagram is 
buffered in terms of cells. Therefore, we need to find nb , 
the buffer size in terms of number of cells, which also 
satisfies the desired blocking probability & .  Since the 
service time for one datagram is approximately supposed 
to be exponentially distributed, it can be proved that the 
number of cells corresponding to S datagrams ( nS ) is a 
Pascal distribution [13], i.e. 
and 
where td is the service time for one datagram and t ,  is the 
service time for one single cell. Therefore, n h ,  which 
ensures that the desired datagram bloclung probability at 
an input port is satisfied with probability (1-6), can be 
calculated as follows 
p = p{ td  5 t c )  = 1 - e ' ' A f C  
m 
k=n,+l 
", MIMIlIS+l _; 
\-, 
Switched Path 
Forwarded Path 
The queuing model for the switched path is shown in 
Fig. 3 (a), in which y;,, = (1 - e,sB jyi,s and yil is the mean 
datagram arrival rate of flows taking the switched path on 
input port i . From this model, we can evaluate the switch 
path delay, i.e. the delay for a datagram to cross the ATh4 
switch from the input port to the output port 
.F+l 
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[1-a,s]l[l-n,:+2] a,y # 1 
l/(S + 2)  a,s = 1 
where pso = 
For the IP switch controller, the flows come from all the 
input ports of the ATM switch. Since the departure 
process of an M / M / 1 / S + 1  system is approximately a 
Poisson process when S is very large or the ratio of yi to 
qA is very small, the datagram arrival process to the IP 
switch controller from each input port can be approximated 
as a Poisson process. Accordingly, the total datagram 
arrival process to the IP switch controller can also be 
approximated as a Poisson process as it is a merging of I 
Poisson processes. Since only an average number of N r  
flows take the forwarded path, the mean datagram arrival 
rate from input port i is yiy = ( l -&)yi f  , where eSB is 
the probability that a datagram is blocked at input port i 
and yif is the mean datagram arrival rate of flows taking 
the forwarded path. Therefore, the mean datagram arrival 
rate to the IP switch controller is thus 
y j  = y i j  + y i j  +. . .+yb . Similarly, we assume that the 
service time of the IP switch controller for one datagram is 
exponentially distributed with mean l / q j ,  where qf is 
the mean datagram service rate. Therefore, the IP switch 
controller can approximately be modeled as an 
M I M I1 I C + 1 delay system, where C is the buffer size of 
the IP switch controller in terms of the number of 
datagrams. 
The datagrams leaving the IP switch controller will be 
switched again to their respective output ports in the ATM 
hardware. Similarly, the datagram departure process can 
be approximated as a Poisson process and the mean rate 
becomes yf = (1- Pfl )y , where Pfl is the probability 
that a datagram is blocked at the IP switch controller. 
Therefore, for datagrams leaving the IP switch controller, 
the ATM switch can also be modeled as an M / M / I  / S + 1 
delay system with arrival rate y> and service rate qA . 
The queuing model for the forwarded path delay is 
shown in Fig. 3 (b). From this model, we can evaluate the 
delay for a datagram to be switched to the IP switch 
controller 
s+1 
T,sl = k=l 
1+rC ( k  -1)a,:P,lo 1- PSI0 
Yi , a,s1 =- 
f l A  
S+l Yi[l-a,sI PSIOI 
and the probability that a datagram is blocked at the input 
port of the ATM switch 
S+l 
PisB = a.sl PSI0 
11 - a,ll/[1- 1 
l /(S+2) 
where pslo = 
Similarly, the delay for a datagram to go through the IP 
switch controller is given by 
c+1 I+[C(k -1)a;P j 0 1 -  P f 0  
Y j [I-a/c 'b f 01 
Yf , Q f = -  
'7f 
Tf = k=l 
and the probability that a datagram is blocked at the IP 
switch controller is 
The delay for a datagram leaving the IP switch controller 
to be switched to its output port is given by 
s+1 
1 +[C(k -1)a.:2P,;?ol- Ps20 
Yf , a,y2 =- 
77A 
Ty2 = k=' 
' s+1 
YjU-a.s2 Ps201 
With the above results, we have the forwarded path delay 
and the ratio of the switched path delay to the forwarded 
Df = T,sl + T j  +Ty2 
D p - s - Tsl path delay 
Df T.sl 'Tf +Ts2 
IV. Numerical Results 
In this section, we give some numerical results to 
investigate the impacts that different parameters have on 
the system performance of an IP switch. For simplicity, 
weassumethat /$=A, p i = p ,  p i = p  and y i = y .  
The impact of n on ai is shown in Fig. 4. When Ai is 
very small, n has no impact on ai since no flow is 
blocked for ATh4 switching. With Ai increasing, ai 
drops quickly because of the increased blocking 
probability. As expected, ai increases as n increases. 
This is because a larger VC space size will decrease the 
blocking probability and thus increase ai .
The impact of qA and qf on p is shown in Fig. 5 ,  in 
which we let 5 = q A  / V j  . A larger value of 5 produces a 
smaller value of p . This is because, when qf is fixed, a 
larger value of 5 means a larger value of q A .  When q A  
is larger, less time is required for a datagram to go through 
the ATh4 switch. This results in a smaller value of p .  
When A is very small, 6 has less impact on p .  This is 
because little queuing delay is incurred in this case and the 
queuing delay is largely affected by qA . Furthermore, p 
varies as A increases. When A is very small, p drops 
dramatically as A increases. This is because the slow 
processing speed of the IP switch controller increases the 
queuing delay at the IP switch controller quickly while the 
queuing delay at the input port remains almost unchanged. 
I 1  
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Fig. 4 Impact of n on a, 
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When il reaches a certain value, the buffer of the IP 
switch controller will become full, keeping the queuing 
delay at the IP switch controller relatively unchanged and 
p very small within a certain range of il. With 1 
increasing furtlher, the queuing delay at the input port will 
begin to increase and p will thus increase sharply. 
Similarly, when the buffer of the input port also becomes 
full, the queuing delay at the input port and will become 
relatively unchanged again. 
The impact:; of S and C on j3 are illustrated in Fig. 6 
and Fig. 7. A larger value of S causes a larger value of p 
while a larger value of C causes a smaller value of p .  
This is because a larger buffer size will result in a longer 
queuing delay, which will further affect p .  When A is 
small, p cannot benefit much from the buffer size since 
there is almost. no queuing delay at the input port. Only 
when il increases beyond a certain value will the buffer 
size produce any impact on /3 . 
z 0.04- iq 
E 
V. Conclusion 
I ‘ I  _- . < = 4  
--- , < = 3 .I i j 
! . ,,-/A , , , , . , 
In this paper, we developed two performance models to 
analyze the performance of IP switching. The basic model 
can be used to evaluate the percentage of flows switched in 
an IP  switch and the delay model can be used to evaluate 
Fig. 7 Impact of S on p 
the ratio of the switched path delay to the forwarded path 
delay in an IP switch using the input-queued ATM switch. 
Given the desired blocking probability that a flow is 
blocked for ATM switching, the basic model can also be 
used to determine the required VC space in an IP  switch. 
To simplify the analysis, we assumed Possion arrival 
processes and exponentially distributed service times. The 
validity of these assumptions is as yet unjustified. For this 
reason, the performance models proposed in this paper are 
only approximate models. Further work is under way to 
improve these two performance models. 
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